

Data sheet acquired from Harris Semiconductor SCHS109

CD4059A Types


CMOS Programmable Divide-by-"N" Counter

Standard "A"-Series Types (3-to-15-Volt Rating)

■CD4059 standard "A"-Series types are divide-by-N down-counters that can be programmed to divide an input frequency by any number "N" from 3 to 15,999. The output signal is a pulse one clock-cycle wide occurring at a rate equal to the input frequency divided by N. This single output has TTL drive capability. The down-counter is preset by means of 16 jam inputs.

The three Mode Calest Land V. VL

Counter Range of Table 1. Control inputs Kb and Kc can be used to initiate and lock the counter in the "master preset" state. In this condition the flip-flops in the counter are preset in accordance with the jam inputs and the counter remains in that state as long as Kb and Kc both remain low. The counter begins to count down from the preset state when a counting mode other than the master preset mode is colored.



MAXIMUM RATINGS, Absolute-Maximum Values:

At distance 1/16 \pm 1/32 inch (1.59 \pm 0.79mm) from case for 10s max

DC SUPPLY-VOLTAGE RANGE, (VDD)	
Voltages referenced to VSS Terminal)	0.5V to +15V
INPUT VOLTAGE RANGE, ALL INPUTS	0.5V to VDD +0.5V
POWER DISSIPATION PER PACKAGE (PD):	
For T _A = -55°C to +100°C	500mW
For TA = +100°C to +125°C	Derate Linearly to 100mW-
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)) 100mW
OPERATING-TEMPERATURE RANGE (TA)	55°C to +125°C
STORAGE TEMPERATURE RANGE (Tstg)	65°C to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	

STATIC ELECTRICAL CHARACTERISTICS

-	C	onditio	ons	4 . ' .	Limits							
Characteristic	(V)	VIN (V)	V _{DD}	-55°	-40°	+85 ^Q	+1250	+250			Units	
		48 2,747		-55		7001	+125*	Min.	Тур.	Max.		
Quiescent Device			5	10	10	700	300		0.02	10		
Current,	****	4 17	10	20	20	200	400	_	0.02	20	μA	
IL Max.	es i	ad .	.: 15		_	-	-	_		500	1.4	
Output Voltage:		200	.58.11	. 44		's .		1	3.00			
Low Level,	1).	0,5	: 5	<u> </u>	0	.05		1	0	0.05	37	
VOL Max.	1	0,10	10		. 0	-	0	0.05	v			
High Level,	525	0,5	5		4	4.95	5	v] . V.			
VOH Min.	41	0,10	10		9	95	9.95	10	-	1		
Noise Immunity: Inputs Low,			-5		1	.5		1,5	2.25	_	2 3	
V _{NL} Min.			10	3 3 4.5 - 1.5 1 2.25 -						_	1	
Inputs High,	,	-	5							_	V	
V _{NH} Min.			10			3	3	4.5				
Noise Margin:	5											
VNML Min.	4.5 9		10	,	· · · · · · · · · · · · · · · · · · ·		1					
Inputs High,	0.5	5	5				1				_	

OPERATING CONDITIONS AT TA = 25°C (Unless otherwise specified)

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

Characteristic	VDD	Min.	Max.	Units
Supply Voltage Range (over full temp. range)	-	3	12	V
Clock Pulse Width	5 10	200 100	_	ns
Clock Input Frequency	5 10	=-	1.5 3	MHz
Clock Input Rise and Fall Time	5 10	, <u> </u>	15 5	μs





Fig.2 — Minimum output n-channel drain characteristics.



DYNAMIC ELECTRICAL CHARACTERISTICS AT TA = 25°C, C $_L$ = 50 pF, Input t_r, t_f = 20 ns, R_L = 200 $k\Omega$

CHARACTERIST	ıc	CONDI- TIONS VDD	ALI	UNITS			
!		, (V)	Min.	Тур.	Max.		
One Paley Time: to		.5	a . –	180	360		
Propagation Delay Time; tpH	L PLH	10	_	90	180	ns	
Transition Time:		:					
	·	5		35	70		
	tTHL	10	_	20	40	١	
· —		5		100	200	ns	
	[‡] TLH	10	-	50	100		
		1		_	1		




Fig.6 — Typical output p-channel drain characteristics.




Fig. 10 — Typical high-to-low transition time vs. load capacitance.




Fig.11 — Typical max. clock frequency vs. supply voltage.




Fig. 12 — Typical power dissipation vs. input frequency.




Fig. 13 — Typical power dissipation vs. clock input frequency.

TABLE I

S	MODE SELECT INPUT FIRST COUNTING SECTION						T COUN SECTIO		COUNTER RANGE DESIGN EXTENDED			
Ka	Kb	Kc	MODE Di- vides by:	Can be preset to a max of:	Jam≜ inputs used:	MODE Di- vides by:	Can be preset to a max of:	Jam [▲] inputs used:	Мах.	Max.		
1	1	1	2	1	J1	8	7	J2,J3,J4	15,999	17,331		
0	1	1	4	3	J1,J2	4	3	J3,J4	15,999	18,663		
1	0	1	5#	4	J1,J2,J3	2	1	J4	9,999	13,329		
0	0	1	8	7	J1,J2,J3	2	1	J4	15,999	21,327		
1	1	. 0	10	9	J1,J2,J3,J4	1	0	ľ –	9,999	16,659		
х	0	0	MAS	TER PRE	SET	MAS	TER PR	ESET	-	_		

X = Don't Care

▲ J1 = Least significant bit.

J4 = Most significant bit.

#Operation in the ÷5 mode (1st counting section) requires going through the Master Preset mode prior to going into the ÷5 mode. At power turn-on, kc must be a logic "O" for a period of 3 input clock pulses after V_{DD} reaches a minimum of 3 volts. See Fig. 21 for a suggested external preset circuit.

HOW TO PRESET THE CD4059A TO DESIRED + N

The value N is determined as follows:

* MODE= First counting section divider (10, 8, 5, 4 or 2)

To calculate preset values for any N count, divide the N count by the Mode.

The resultant is the corresponding preset values of the 5th through 2nd decade with the remainder being equal to the 1st decade value.

Preset Value =
$$\frac{N}{\text{Mode}}$$
 (2)

Examples:

					P	ROC	RAM	JAM	INPU	TS (B	CD)				·		
	4 1				!	5			. !	9			6				
J1	J2	J3	J4	J5	J6	J7	J8	<u> 1</u> 9	J10	J11	J12	J13	J14	J15	J16		
0	0	1	1	1	0	1	0	1	0	0	1	0	1	1	0		
	To	o ver	ify th	e resul	ts us	e eq	uation	1:									
		Ν	= 5 (1	X000	1 + 1	00	X 6 + 1	10 X 9	+1)	(5)+	4						
		N	= 847	9											_		

						PF	ROGE	RAM JA	MIN	PUTS		445			- 44
_	6 1					7				4		1	_		
J1	J2	13	J4	J5	J6	J7	J8 È	J 9	J10	J11	J12	J13	J14	J15	J16
0	1	1	1	1	1	1	0	. 0	0	1 -	0	1	·	1	0

To verify:

N = 8 (1000 X 1 + 100 X 5 + 10 X 4 + 1 X 7) + 6 N = 12382

MODE SELECT = 10

C) N = 8479, Mode = 10

the design

Ka Kb Kc

CD4059A Types

PROGRAM JAM INPUTS


9 7 4 8

J1 J2 J3 J4 J5 J6 J7 J8 J9 J10 J11 J12 J13 J14 J15 J16
1 0 0 1 1 1 1 0 0 0 1 0 0 0 0 1

To Verify:

 $N = 10 (1000 \times 0 + 100 \times 8 + 10 \times 4 + 1 \times 7) + 9$ N = 8479

DIGITAL PHASE LOCKED LOOP (PLL) FOR FM BAND SYNTHESIZER



1) Calculating Min & Max "N" Values :

Output Freq. Range (τ_0) = 98.8 to 118.6 MHz Channel Spacing Freq. (f_c) = 200 kHz

Division Factor (k) = 40

Reference Freq. (fr) =
$$\frac{f_C}{k} = \frac{200}{40}$$
 kHz = 5 kHz

$$f_{K} = \frac{f_{O}}{40}$$
: $f_{K}Max. = \frac{118.6 \text{ MHz}}{40} = 2.965 \text{ MHz}$; $f_{K}Min = \frac{98.8 \text{ MHz}}{40} = 2.47 \text{ MHz}$
 $\therefore N = \frac{f_{O}}{f_{C}}$

$$N_{Max} = \frac{118.6 \text{ MHz}}{200 \text{ kHz}} = 593$$
 $N_{Min} = \frac{98.8 \text{ MHz}}{200 \text{ kHz}} = 494$ $R = \frac{2.56 \text{ MHz}}{5 \text{ kHz}} = 512$


Fig. 14 shows a BCD-switch compatible arrangement suitable for ÷ 8 and ÷ 5 modes. which can be adapted, with slight changes, to the other divide-by-modes. In order to be able to preset to any number from three to about 256,000, while preserving the BCDswitch compatible character of the jam inputs, a rather complex cascading scheme is required. Such a cascading scheme is necessary because the CD4059A can never be preset to a count less than 3 and logic is needed to detect the condition that one of the numbers to be preset in the CD4059A is rather small. In order to simplify the detection logic, only that condition is detected where the jam inputs to terminals 6, 7, and 9 would be low during one count. If such a condition is detected, and if at least 1 is expected to be jammed into the MSB counter, the detection logic removes one from the number to be iammed into the MSB counter (with a place value of 2000 times the divide-by-mode) and jams the same 2000 into the CD4059A by forcing terminals 6, 7, and 9 high.


The clock of the CD4013A may be driven directly from the output of the CD4059A, as shown by dashed aption (1), or by the inverted output of the CD4059A, option (2). If option (2) is used the CD4029A cannot count cycles shorter than 3. If option (1) is used propagation delay problems may occur at high counting speeds.

The general circuit in Fig.14 can be simplified considerably if the range of the cascaded counters does not have to start at a very low value. Fig.15 shows an arrangement in the ÷ 4 mode, where the counting range extends in a BCD-switch compatible manner from 88,003 to 103,999. The arrangement shown in Fig.15 is easy to follow; once during each cycle, the less significant digits are jammed in (14,712 in this case) and then 11,000 (4 x 2750) is jammed in eight times in succession, by forcing jam inputs high or low, as required.

Numbers larger than the extended counter range can also be produced by cascading the CD4059A with some other counting device. Fig.16 shows such an arrangement where only one fixed divide-by number is desired which is close to three times the extended counter range as shown in the last column of Table I.. The dual flip-flop wired to produce a ÷ 3 count, can be replaced by other counters such as the CD4029, CD4510, CD4516, CD4017, or the CD4022. In Fig.16 the ÷ N subsystem is preset once to a number smaller than the desired divide-by number. This smaller number represents the less significant digits of the divide-by number. The subsystem is then preset one or more times to a round number (e.g. 1000, 2000) and multiplied by the number of the divide-by mode (÷ 2 in the example of Fig.16). It is important that the second counting device has an output that is high or low, as the case may be, during only one of its counting


2) ÷ N Counter Configuration for UHF - 220 to 400 MHz Çḥannel Spacing: 50 kHz or 25 kHz





For changing from any mode other than mode 5 (with power on), apply positive pulse to $C_{\rm in}$. This circuit automatically selects master preset mode ($K_b=0$, $K_c=0$) before going into the select conditions for mode 5 ($K_a=1$, $K_b=0$, K=1). The selection of C_1 and C_2 is critical. C_1 is determined by the VDD voltage--the lower VDD's need larger C_1 's. C_2 must be 0.1 μF or larger.

Fig.21 - CD4059A mode 5 power on master preset circuit.



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10⁻³ inch).

Dimensions and pad layout for CD4059AH.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated