Final COM'L MIL

T-46-19-07

T-46-19-13

PAL22V10-10/15
AmPAL22V10/A
PALCE22V10H-15/25/Q-25

24-pin TTL/CMOS Versatile PAL® Device

Advanced Micro Devices

DISTINCTIVE CHARACTERISTICS

- As fast as 10 ns propagation delay and 71 MHz f_{MAX}
- Low-power EE CMOS versions
- 10 macrocells programmable as registered or combinatorial, and active high or active low to match application needs
- Global asynchronous reset and synchronous preset for initialization
- Power-up reset for initialization and register preload for testability
- Easy design with PALASM® software

PERFORMANCE OPTIONS
Commercial

T-46-19-07

T-46-19-13

Speed (t_{PD}, ns)				
35				Std
25	CMOS Q-25		CMOS H-25	A
15			CMOS H-15	-15
10				-10
	55		90	180
	Power (I_{CC}, mA)			

OPERATING RANGES

Commercial	Military
-10	-15
-15	-20
A (25 ns)	A (30 ns)
Std (35 ns)	Std (40 ns)
H-15	H-25
H-25	H-30
Q-25	

CONNECTION DIAGRAMS
Top View

T-46-19-07

SKINNYDIP/FLATPACK



T-46-19-13

PLCC/LCC



ORDERING INFORMATION
Commercial Products

T-46-19-07 T-46-19-13

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:

a. Family Type
b. Technology
c. Number of Array Inputs
d. Output Type
e. Number of Outputs
f. Power
g. Speed
h. Package Type
i. Operating Conditions
j. Programming Designator



Valid Combinations		
PAL22V10-10	PC, JC, DC	
PAL22V10-15		
AmPAL22V10A		
AmPAL22V10		
PALCE22V10H-15		blank,
PALCE22V10H-25		/4
PALCE22V10Q-25		

Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

Note: Marked with AMD logo.

ORDERING INFORMATION
APL Products

T-46-19-07 T-46-19-13

AMD programmable logic products for Aerospace and Defense applications are available with several ordering options. APL (Approved Products List) products are fully compliant with MIL-STD-883 requirements. The order number (Valid Combination) is formed by a combination of:

a. **Family Type**
b. **Technology**
c. **Number of Array Inputs**
d. **Output Type**
e. **Number of Outputs**
f. **Power**
g. **Speed**
h. **Programming Designator**
i. **Device Class**
j. **Package Type**
k. **Lead Finish**

PAL CE 22 V 10 H -25 /B L A

a. **FAMILY TYPE**
PAL or AmPAL = Programmable Array Logic

b. **TECHNOLOGY**
CE = CMOS Electrically Erasable
Blank = Bipolar

c. **NUMBER OF ARRAY INPUTS**

d. **OUTPUT TYPE**
V = Versatile

e. **NUMBER OF OUTPUTS**

f. **POWER**
H = Half Power (100 mA I_{CC})
Blank = Full Power (180–200 mA I_{CC})

k. **LEAD FINISH**
A = Hot Solder Dip

j. **PACKAGE TYPE**
L = 24-Pin 300-mil Ceramic SKINNYDIP (CD3024)
K = 24-Pin Ceramic Flatpack (CFL024)
3 = 28-Pin Ceramic Leadless Chip Carrier (CL028)

i. **DEVICE CLASS**
/B = Class B

h. **PROGRAMMING DESIGNATOR**
Blank = Initial Release
E4 = First Revision
(May require different programmer revisions)

g. **SPEED**
-15 = 15 ns t_{PD}
-20 = 20 ns t_{PD}
-25 = 25 ns t_{PD}
-30 = 30 ns t_{PD}
A = 30 ns t_{PD}
Blank = 40 ns t_{PD}

Valid Combinations	
PAL22V10-15	/BLA, /BKA, /B3A
PAL22V10-20	
AmPAL22V10A	
AmPAL22V10	
PALCE22V10H-25	blank, E4
PALCE22V10H-30	

Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

Note: Marked with AMD logo.

Group A Tests
Group A Tests consist of Subgroups: 1, 2, 3, 7, 8, 9, 10, 11.

Military Burn-In
Military burn-in is in accordance with the current revision of MIL-STD-883, Test Methods 1015, Conditions A through E. Test conditions are selected at AMD's option.

FUNCTIONAL DESCRIPTION

The PAL22V10 allows the systems engineer to implement the design on-chip, by opening fuse links (or programming EE cells) to configure AND and OR gates within the device, according to the desired logic function. Complex interconnections between gates, which previously required time-consuming layout, are lifted from the PC board and placed on silicon, where they can be easily modified during prototyping or production.

Product terms with all fuses opened assume the logical

ming the fuse or erasing the bit disconnects the control line from GND and it floats to V_{CC} (1), selecting the "1" path.

The device is produced with a fuse or EE cell link at each input to the AND gate array, and connections may be selectively removed by applying appropriate voltages to the circuit. Utilizing an easily-implemented programming algorithm, these products can be rapidly pro-

Registered Output Configuration

Each macrocell of the PAL22V10 includes a D-type flip-flop for data storage and synchronization. The flip-flop is loaded on the LOW-to-HIGH transition of the clock input. In the registered configuration ($S_1 = 0$), the array feedback is from $\overline{Q}$ of the flip-flop.

Combinatorial I/O Configuration

Any macrocell can be configured as combinatorial by selecting the multiplexer path that bypasses the flip-flop ($S_1 = 1$). In the combinatorial configuration the feedback is from the pin.

T-46-19-07

T-46-19-13



S_1	S_0	Output Configuration
0	0	Registered/Active Low
0	1	Registered/Active High
1	0	Combinatorial/Active Low
1	1	Combinatorial/Active High

0 = Unprogrammed fuse or programmed EE bit
1 = Programmed fuse or erased (charged) EE bit

13003-004A

Figure 2. Output Logic Macrocell Diagram



Figure 3a. Registered/Active Low



Figure 3c. Combinatorial/Active Low



Figure 3b. Registered/Active High



Figure 3d. Combinatorial/Active High

13003-009A

Programmable Three-State Outputs

Each output has a three-state output buffer with three-state control. A product term controls the buffer, allowing enable and disable to be a function of any product of device inputs or output feedback. The combinatorial output provides a bidirectional I/O pin, and may be configured as a dedicated input if the buffer is always disabled.

Programmable Output Polarity

The polarity of each macrocell output can be active high or active low, either to match output signal needs or to reduce product terms. Programmable polarity allows Boolean expressions to be written in their most compact

ing of arbitrary states, making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transitions from illegal states can be verified by loading illegal states and observing proper recovery.

T-46-19-07 T-46-19-13

Security Fuse

After programming and verification, a PAL22V10 design can be secured by programming the security fuse or EE bit. Once programmed, this fuse defeats readback of the internal programmed pattern by a device programmer, securing proprietary designs from competitors. When the security fuse is programmed, the array will read as if every fuse is programmed, and preload will be disabled.

LOGIC DIAGRAM
SKINNYDIP (PLCC/LCC) Pinouts

T-46-19-07

T-46-19-13



T-46-19-07 T-46-19-13

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	−65°C to +150°C
Ambient Temperature with Power Applied	−55°C to +125°C
Supply Voltage with	

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T_A) Operating in Free Air	0°C to +75°C
Supply Voltage (V_{CC})	

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description		Test Conditions		-10 Typ.	-15 Typ.	Unit
C_{IN}	Input Capacitance	Pins 1, 13	V_{IN} = 2.0 V	V_{CC} = 5.0 V	6	9	pF
		Others		T_A = 25°C		6	
C_{OUT}	Output Capacitance		V_{OUT} = 2.0 V	f = 1 MHz	8	9	

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	–65°C to +150°C
Supply Voltage with Respect to Ground	–0.5 V to +7.0 V
DC Input Voltage (-15)	–1.2 V to +7.0 V
DC Input Voltage (-20)	–0.5 V to +5.5 V
DC Output or I/O Pin Voltage	–0.5 V to +7.0 V
DC Input Current (-20)	–30 mA to +5 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ. Absolute Maximum Ratings are for system design reference; parameters given are not tested.

OPERATING RANGES

Military (M) Devices (Note 1)

Ambient Temperature (T_A) Operating in Free Air	–55°C Min.
Operating Case (T_C) Temperature	125°C Max.
Supply Voltage (V_{CC}) with Respect to Ground	+4.50 V to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Note:

1. Military products are tested at T_C = +25°C, +125°C, and –55°C, per MIL-STD-883.

DC CHARACTERISTICS over MILITARY operating ranges unless otherwise specified (Note 2)

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
V_{OH}	Output HIGH Voltage	I_{OH} = –2 mA V_{IN} = V_{IH} or V_{IL} V_{CC} = Min.	2.4		V
V_{OL}	Output LOW Voltage	I_{OL} = 12 mA V_{IN} = V_{IH} or V_{IL} V_{CC} = Min.		0.5	V
V_{IH}	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 3)	2.0		V
V_{IL}	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 3)		0.8	V
V_I	Input Clamp Voltage	I_{IN} = –18 mA, V_{CC} = Min.		–1.2	V
I_{IH}	Input HIGH Current	V_{IN} = 2.7 V, V_{CC} = Max. (Note 4)		25	µA
I_{IL}	Input LOW Current	V_{IN} = 0.4 V, V_{CC} = Max. (Note 4)		–100	µA
I_I	Maximum Input Current	V_{IN} = 5.5 V, V_{CC} = Max.		1	mA
I_{OZH}	Off-State Output Leakage Current HIGH	V_{OUT} = 2.7 V, V_{CC} = Max. V_{IN} = V_{IH} or V_{IL} (Note 4)		100	µA
I_{OZL}	Off-State Output Leakage Current LOW	V_{OUT} = 0.4 V, V_{CC} = Max. V_{IN} = V_{IH} or V_{IL} (Note 4)		–100	µA
I_{SC}	Output Short-Circuit Current	V_{OUT} = 0.5 V, V_{CC} = Max. (Note 5)	–30	–90	mA
I_{CC}	Supply Current	V_{IN} = 0 V, Outputs Open (I_{OUT} = 0 mA) V_{CC} = Max.		200	mA

Notes:

2. For APL Products, Group A, Subgroups 1, 2, and 3 are tested per MIL-STD-883, Method 5005, unless otherwise noted.
3. V_{IL} and V_{IH} are input conditions of output tests and are not themselves directly tested. V_{IL} and V_{IH} are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
4. I/O pin leakage is the worst case of I_{IL} and I_{OZL} (or I_{IH} and I_{OZH}).
5. Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. V_{OUT} = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description		Test Conditions		-15 Typ.	-20 Typ.	Unit
C_{IN}	Input Capacitance	Pins 1, 13	V_{IN} = 2.0 V	V_{CC} = 5.0 V, T_A = 25°C, f = 1 MHz	6	9	pF
		Others				6	
C_{OUT}	Output Capacitance		V_{OUT} = 2.0 V		8	9	

Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over MILITARY operating ranges (Note 2)

PRELIMINARY

Parameter Symbol	Parameter Description	-15 Min.	-15 Max.	-20 Min.	-20 Max.	Unit
t_{PD}	Input or Feedback to Combinatorial Output		15		20	ns

T-46-19-07

T-46-19-13

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	−65°C to +150°C
Ambient Temperature with Power Applied	−55°C to +125°C
Supply Voltage with Respect to Ground	−0.5 V to +7.0 V
DC Input Voltage	−0.5 V to +5.5 V
DC Input Current	−30 mA to +5 mA
DC Output or I/O Pin Voltage	−0.5 V to V_{CC} Max.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T_A) Operating in Free Air	0°C to +75°C
Supply Voltage (V_{CC}) with Respect to Ground	+4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description		Test Conditions		Typ.	Unit
C_{IN}	Input Capacitance	Pins 1, 13	V_{IN} = 2.0 V	V_{CC} = 5.0 V	11	pF
		Others		T_A = 25°C	6	
C_{OUT}	Output Capacitance		V_{OUT} = 2.0 V	f = 1 MHz	9	

Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

		A	Std

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	–65°C to +150°C
Supply Voltage with Respect to Ground	–0.5 V to +7.0 V
DC Input Voltage	–0.5 V to +5.5 V
DC Output or I/O Pin Voltage	–0.5 V to V_{CC} Max.
DC Input Current	–30 mA to +5 mA
Output Sink Current	100 mA (Note 6)

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Military (M) Devices (Note 1)

Ambient Temperature (T_A) Operating in Free Air	–55°C Min.
Operating Case (T_C) Temperature	+125°C Max.
Supply Voltage (V_{CC}) with Respect to Ground	+4.50 V to +5.50 V

Operating ranges define those limits between which the func-

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description		Test Conditions		Typ.	Unit
C_{IN}	Input Capacitance	Pins 1, 13	V_{IN} = 2.0 V	V_{CC} = 5.0 V	11	pF
		Others		T_A = 25°C	6	
C_{OUT}	Output Capacitance		V_{OUT} = 2.0 V	f = 1 MHz	9	

Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over MILITARY operating ranges (Note 2)

Parameter Symbol	Parameter Description			A		Std.		Unit
				Min.	Max.	Min.	Max.	
t_{PD}	Input or Feedback to Combinatorial Output				30		40	ns
t_S	Setup Time from Input, or Feedback to Clock			25		35		ns
t_H	Hold Time			0		0		ns
t_{CO}	Clock to Output or Feedback				20		25	ns
t_{AR}	Asynchronous Reset to Registered Output				35		45	ns
t_{ARW}	Asynchronous Reset Width (Note 3)			30		40		ns
t_{ARR}	Asynchronous Reset Recovery Time (Note 3)			30		40		ns
t_{WL}	Clock Width	LOW		20		30		ns
t_{WH}		HIGH		20		30		ns
f_{MAX}	Maximum Frequency (Note 4)	External Feedback	$1/(t_S + t_{CO})$	22		16.5		MHz
t_{EA}	Input to Output Enable Using Product Term Control (Note 5)				30		40	ns
t_{ER}	Input to Output Disable Using Product Term Control (Note 5)				30		40	ns

T-46-19-07 T-46-19-13

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	−65°C to +150°C
Ambient Temperature with Power Applied	−55°C to +125°C
Supply Voltage with Respect to Ground	−0.5 V to +7.0 V
DC Input Voltage (Except Pin 5)	−0.5 V to V_{CC} + 0.5 V
DC Input Voltage (Pin 5)	−0.6 V to +11.0 V
DC Output or I/O Pin Voltage	−0.5 V to V_{CC} + 0.5 V
Static Discharge Voltage	2001 V
Latchup Current (T_A = 0°C to +75°C)	100 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T_A) Operating in Free Air	0°C to +75°C
Supply Voltage (V_{CC}) with Respect to Ground (Except H-25)	+4.75 V to +5.25 V
Supply Voltage (V_{CC}) with Respect to Ground (H-25)	+4.5 V to +5.5 V

Operating Ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
V_{OH}	Output HIGH Voltage	I_{OH} = −3.2 mA V_{IN} = V_{IH} or V_{IL} V_{CC} = Min.	2.4		V
V_{OL}	Output LOW Voltage	I_{OL} = 16 mA V_{IN} = V_{IH} or V_{IL} V_{CC} = Min.		0.4	V
V_{IH}	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		V
V_{IL}	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	V
I_{IH}	Input HIGH Leakage Current	V_{IN} = 5.5 V, V_{CC} = Max. (Note 2)		10	µA
I_{IL}	Input LOW Leakage Current	V_{IN} = 0 V, V_{CC} = Max. (Note 2)		−10	µA

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditions		Typ.	Unit
C_{IN}	Input Capacitance	V_{IN} = 2.0 V	V_{CC} = 5.0 V, T_A = 25°C, f = 1 MHz	5	pF
C_{OUT}	Output Capacitance	V_{OUT} = 2.0 V		8	pF

Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter Symbol	Parameter Description			-15 Min.	-15 Max.	-25 Min.	-25 Max.	Unit
t_{PD}	Input or Feedback to Combinatorial Output				15		25	ns
t_S	Setup Time from Input, Feedback or SP to Clock			10		15		ns
t_H	Hold Time			0		0		ns
t_{CO}	Clock to Output				10		15	ns
t_{CF}	Clock to Feedback (Note 3)				7		13	ns
t_{AR}	Asynchronous Reset to Registered Output				20		25	ns
t_{ARW}	Asynchronous Reset Width			15		25		ns
t_{ARR}	Asynchronous Reset Recovery Time			10		25		ns
t_{SPR}	Synchronous Preset Recovery Time			10		25		ns
t_{WL}	Clock Width	LOW		8		13		ns
t_{WH}		HIGH		8		13		ns
f_{MAX}	Maximum Frequency (Note 4)	External Feedback	$1/(t_S + t_{CO})$	50		33.3		MHz
		Internal Feedback	$1/(t_S + t_{CF})$	58.8		35.7		MHz
t_{EA}	Input to Output Enable Using Product Term Control				15		25	ns
t_{ER}	Input to Output Disable Using Product Term Control				15		25	ns

Notes:

2. See Switching Test Circuit for test conditions.
3. Calculated from measured f_{MAX} internal.
4. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	–65°C to +150°C
Ambient Temperature with Power Applied	–55°C to +125°C
Supply Voltage with Respect to Ground	–0.5 V to +7.0 V
DC Input Voltage (Except Pin 5)	–0.5 V to V_{CC} + 0.5 V
DC Input Voltage (Pin 5)	–0.6 V to +11.0 V
DC Output or I/O Pin Voltage	–0.5 V to V_{CC} + 0.5 V
Static Discharge Voltage	2001 V
Latchup Current (T_A = –55°C to +125°C)	100 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ. Absolute Maximum Ratings are for system design reference; parameters given are not tested.

OPERATING RANGES

Military (M) Devices (Note 1)

Operating Case Temperature (T_C)	–55°C to +125°C
Supply Voltage (V_{CC}) with Respect to Ground	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Note:

1. Military products are tested at T_C = +25°C, +125°C and –55°C, per MIL-STD-883.

DC CHARACTERISTICS over MILITARY operating ranges unless otherwise specified (Note 2)

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
V_{OH}	Output HIGH Voltage	I_{OH} = –2.0 mA V_{IN} = V_{IH} or V_{IL} V_{CC} = Min.	2.4		V
V_{OL}	Output LOW Voltage	I_{OL} = 12 mA V_{IN} = V_{IH} or V_{IL} V_{CC} = Min.		0.4	V
V_{IH}	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 3)	2.0		V
V_{IL}	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 3)		0.8	V
I_{IH}	Input HIGH Leakage Current	V_{IN} = 5.5 V, V_{CC} = Max. (Note 4)		10	µA
I_{IL}	Input LOW Leakage Current	V_{IN} = 0 V, V_{CC} = Max. (Note 4)		–10	µA
I_{OZH}	Off-State Output Leakage Current HIGH	V_{OUT} = 5.5 V, V_{CC} = Max. V_{IN} = V_{IH} or V_{IL} (Note 4)		10	µA
I_{OZL}	Off-State Output Leakage Current LOW	V_{OUT} = 0 V, V_{CC} = Max. V_{IN} = V_{IH} or V_{IL} (Note 4)		–10	µA
I_{SC}	Output Short-Circuit Current	V_{OUT} = 0.5 V V_{CC} = Max. (Note 5)	–30	–150	mA
I_{CC}	Supply Current	V_{IN} = 0 V, Outputs Open (I_{OUT} = 0 mA), V_{CC} = Max.		100	mA

Notes:

2. For APL products, Group A, Subgroups 1, 2 and 3 are tested per MIL-STD-833, Method 5005, unless otherwise noted.
3. V_{IL} and V_{IH} are input conditions of output tests and are not themselves directly tested. V_{IL} and V_{IH} are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
4. I/O pin leakage is the worst case of I_{IL} and I_{OZL} (or I_{IH} and I_{OZH}).
5. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. V_{OUT} = 0.5 V has been chosen to avoid test problems caused by tester ground degradation. This parameter is not 100% tested, but is evaluated at initial characterization and at any time the design is modified where I_{SC} may be affected.

CAPACITANCE (Note 1)

T-46-19-07 T-46-19-13

Parameter Symbol	Parameter Description	Test Conditions		Typ.	Unit
C_{IN}	Input Capacitance	V_{IN} = 2.0 V	V_{CC} = 5.0 V, T_A = 25°C, f = 1 MHz	8	pF
C_{OUT}	Output Capacitance	V_{OUT} = 2.0 V		9	

Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over MILITARY operating ranges (Note 2)

Parameter Symbol	Parameter Description			-25 Min.	-25 Max.	-30 Min.	-30 Max.	Unit
t_{PD}	Input or Feedback to Combinatorial Output				25		30	ns
t_S	Setup Time from Input, Feedback or SP to Clock			20		20		ns
t_H	Hold Time (Note 4)			0		0		ns
t_{CO}	Clock to Output				20		20	ns
t_{CF}	Clock to Feedback (Note 3)				18		18	ns
t_{AR}	Asynchronous Reset to Registered Output				30		35	ns
t_{ARW}	Asynchronous Reset Width (Note 4)			25		30		ns
t_{ARR}	Asynchronous Reset Recovery Time (Note 4)			25		30		ns
t_{SPR}	Synchronous Preset Recovery Time			25		30		ns
t_{WL}	Clock Width	LOW		15		15		ns
t_{WH}		HIGH		15		15		ns
f_{MAX}	Maximum Frequency (Note 5)	External Feedback	$1/(t_S + t_{CO})$	25		25		MHz
		Internal Feedback	$1/(t_S + t_{CF})$	26		26		MHz
t_{EA}	Input to Output Enable Using Product Term Control (Note 4)				25		30	ns
t_{ER}	Input to Output Disable Using Product Term Control (Note 4)				25		30	ns

Notes:

2. See Switching Test Circuit for test conditions. For APL products Group A, Subgroups 7, 8, 9, 10, and 11 are tested per MIL-STD-883, Method 5005, unless otherwise noted.
3. Calculated from measured f_{MAX} internal.
4. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where these parameters may be affected.
5. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.

SWITCHING WAVEFORMS

T-46-19-07

T-46-19-13



12015-010A

Combinatorial Output



12015-012A

Registered Output



12149-025A

Clock to Feedback (f_{MAX} Internal)
See Path at Right



12015-021A



12015-011A

Clock Width



12015-013A

Input to Output Disable/Enable



13003-006A

Asynchronous Reset



13003-007A

Synchronous Preset

Notes:

1. V_T = 1.5 V.
2. Input pulse amplitude 0 V to 3.0 V.
3. Input rise and fall times 2–5 ns typical. (2–4 ns for 22V10-10)

KEY TO SWITCHING WAVEFORMS

T-46-19-07 T-46-19-13

WAVEFORM	INPUTS	OUTPUTS
———	Must be Steady	Will be Steady
———		
⟋⟋⟋⟋	May Change from H to L	Will be Changing from H to L
⟋⟋⟋⟋	May Change from L to H	Will be Changing from L to H
⟋⟍⟋⟍	Don't Care; Any Change Permitted	Changing, State Unknown
⟩⟨	Does Not Apply	Center Line is High-Impedance "Off" State

KS000010-PAL

2

SWITCHING TEST CIRCUIT



12350-019A

			Commercial	Military	

INPUT/OUTPUT EQUIVALENT SCHEMATICS
Bipolar Devices Only

T-46-19-07 T-46-19-13

Typical Input



12468-017A

Typical Output



12468-018A

ENDURANCE CHARACTERISTICS

The PALCE22V10 is manufactured using AMD's advanced Electrically Erasable process. This technology uses an EE cell to replace the fuse link used in bipolar parts. As a result, the device can be erased and reprogrammed – a feature which allows 100% testing at the factory.

Endurance Characteristics

Symbol	Parameter	Min.	Units	Test Conditions
t_{DR}	Min. Pattern Data Retention Time	10	Years	Max. Storage Temperature
		20	Years	Max. Operating Temperature (Military)
N	Min. Reprogramming Cycles	100	Cycles	Normal Programming Conditions

INPUT/OUTPUT EQUIVALENT SCHEMATICS

CMOS Devices Only



12197-013A

T-46-19-07 T-46-19-13

OUTPUT REGISTER PRELOAD

Bipolar Devices Only

The preload function allows the registers to be loaded from the output pins. This feature aids functional testing of sequential designs by allowing direct setting of output states. The procedure for preloading follows.

1. Raise V_{CC} to 5.0 V ± 0.5 V.
2. Set pins 2 and 3 (and 13 for AmPAL22V10/A) to V_{HH} to disable outputs and enable preload.
3. Apply the desired value (V_{ILP}/V_{IHP}) to all registered output pins. Leave combinatorial output pins floating.
4. Clock pin 1 from V_{ILP} to V_{IHP}.
5. Remove V_{ILP}/V_{IHP} from all registered output pins.
6. Lower pins 2 and 3 to V_{ILP}.
7. Enable the output registers according to the programmed pattern.
8. Verify V_{OL}/V_{OH} at all registered output pins. Note that the output pin signal will depend on the output polarity.

Parameter Symbol	Parameter Description	Min.	Rec.	Max.	Unit
V_{HH}	Super-level input voltage	10	11	12	V
V_{ILP}	Low-level input voltage	0	0	0.5	V
V_{IHP}	High-level input voltage	2.4	5.0	5.5	V
t_D	Delay time	100	200	1000	ns



14004-002A

Output Register Preload Waveform

POWER-UP RESET

The power-up reset feature ensures that all flip-flops will be reset to LOW after the device has been powered up. The output state will depend on the programmed pattern. This feature is valuable in simplifying state machine initialization. A timing diagram and parameter table are shown below. Due to the synchronous operation of the power-up reset and the wide range of ways V_{CC} can rise to its steady state, two conditions are required to ensure a valid power-up reset. These conditions are:

1. The V_{CC} rise must be monotonic.
2. Following reset, the clock input must not be driven from LOW to HIGH until all applicable input and feedback setup times are met.

Parameter Symbol	Parameter Description		Max.	Unit
t_{PR}	Power-up Reset Time	Bipolar	1	µs
		CMOS	10	
t_S	Input or Feedback Setup Time		See Switching Characteristics	
t_{WL}	Clock Width LOW			



Power-Up Reset Waveform